 |
 |
Core Microarchitecture has 64-bit problems - Pix
|
 |
|
 |
|
Clinically Insane
Join Date: Dec 2000
Location: Caught in a web of deceit.
Status:
Offline
|
|
|
|
|
|
| |
|
|
|
 |
|
 |
|
Moderator 
Join Date: May 2001
Location: Hilbert space
Status:
Offline
|
|
64 bit ≠ faster. As a matter of fact, most of the speed-up going from x86-32 to x86-64 is due to the fact that the number of registers doubles to 16.
|
|
I don't suffer from insanity, I enjoy every minute of it.
|
| |
|
|
|
 |
|
 |
|
Clinically Insane
Join Date: Dec 2000
Location: Caught in a web of deceit.
Status:
Offline
|
|
The point here is that while you may (or may not) see performance gains on 64-bit on AMD products (in PCs of course), you can't extrapolate that to Intel CPUs.
In fact, you'll quite often you'll see big slowdowns on Intel hardware if you use 64-bit. That Panorama Factory bench is an example. While there is an 8% speedup with 64-bit on AMD, there is a huge 20% slowdown with 64-bit on Intel.
|
|
|
| |
|
|
|
 |
|
 |
|
Clinically Insane
Join Date: Oct 2000
Location: Los Angeles
Status:
Offline
|
|
Won't that be a big problem with M$, which can't seem to get a handle on the 64-bit transition at all?
|

"The natural progress of things is for liberty to yield and government to gain ground." TJ
|
| |
|
|
|
 |
|
 |
|
Clinically Insane
Join Date: Dec 2000
Location: Caught in a web of deceit.
Status:
Offline
|
|
Originally Posted by Big Mac
Won't that be a big problem with M$, which can't seem to get a handle on the 64-bit transition at all?
I'm not sure what you're getting at, but this is a CPU design problem, not an OS problem.
|
|
|
| |
|
|
|
 |
|
 |
|
Mac Elite
Join Date: Jun 2005
Location: UK
Status:
Offline
|
|
Originally Posted by Big Mac
Won't that be a big problem with M$, which can't seem to get a handle on the 64-bit transition at all?
That ought to be fun 
|
|
iMac Core Duo 1.83 Ghz | 1.25GB RAM | 160HD, MacBook Core Duo 1.83 Ghz | 13.3" | 60HD | 1.0GB RAM
|
| |
|
|
|
 |
|
 |
|
Moderator 
Join Date: May 2001
Location: Hilbert space
Status:
Offline
|
|
I haven't missed the point. If you asked me for an educated guess, I think the slowdown is connected to the slower memory interface of the Intel cpus (not necessarily in terms of bandwidth, but rather access times). AMD has integrated the memory controller on the cpu, so access to main memory is faster. Intel has counteracted this disadvantage of theirs by increasing the caches.
64 bit code takes up more memory space, so more data has to be moved to execute the same commands. That's why the memory interface might be the culprit here.
Altogether, this isn't AMD's first x86-64 cpu, so they also have more expertise than Intel in this field. This is just my guesswork, so don't necessarily quote me on that 
|
|
I don't suffer from insanity, I enjoy every minute of it.
|
| |
|
|
|
 |
|
 |
|
Clinically Insane
Join Date: Dec 2000
Location: Caught in a web of deceit.
Status:
Offline
|
|
I don't understand the article I linked  but they seem to suggest that memory bandwidth is not the issue here. (The chips tested are Conroe, which have at least reasonable memory bandwidth, but they aren't as fast as Woodcrest.)
Also: Ace's hardware forum post of Goto's article:
- Macro fusion not supported in 64 bit long mode.
- Decoding goes from 1 cycle to 6 cycles (or 11 cycles if a 16 byte boundery
is crossed) when the instruction has an operand size override prefix (66H)
- Rex prefix reduces pre-decoding throughput.
Don't quote me on the accuracy, as it is way above my head.  I'm just the messenger...
|
|
|
| |
|
|
|
 |
|
 |
|
Moderator 
Join Date: May 2001
Location: Hilbert space
Status:
Offline
|
|
I didn't say bandwidth, but mentioned access time as possible cause (I've added that in parentheses).
|
|
I don't suffer from insanity, I enjoy every minute of it.
|
| |
|
|
|
 |
|
 |
|
Moderator 
Join Date: Apr 2000
Location: Gothenburg, Sweden
Status:
Offline
|
|
If you've begun the wild guessing, I might as well add some...
The memory latency (access time) is Core 2's biggest weakness. Intel did not have the time to integrate the memory controller onto the chip, so their quickfix is to increase the cache and add some nifty prefetching routines. My guess is that these prefetching routines are optimized for regular 32-bit code, since that's what they're mainy going to run, and that this is art of the reason.
Macro-ops fusion is indeed not supported in 64-bit mode - I can't judge what kind of perfromance hit that gives - but the other things quoted in that post on Ace's hardware are debatable at best. The rest of the thread makes that rather clear.
Now for the really wild guessing: I think the performance loss is mainly due to the decoding performance. Historically, Intel has made one really smart decoder than can decode all ops and the rest just decode the most common ones. Considering that 64-bit ops are still rather uncommon, I'd imagine that many of these are only supported on the really smart decoder and not on the fast-but-dumb ones. Using more 64-bit ops limits performance to what the smart decoder can keep up with. If that's true, I can't really fault them for doing that - after all, most of the world is running an OS that will never ever use 64-bit ops, so including them on the fast-but-dumb decoders is not really justifiable.
|
|
|
| |
|
|
|
 |
|
 |
|
Posting Junkie
Join Date: Oct 2005
Location: Houston, TX
Status:
Offline
|
|
What compiler was used for Panorama and sakura? gcc, icc, or something else?
|
|
|
| |
|
|
|
 |
|
 |
|
Clinically Insane
Join Date: Dec 2000
Location: Caught in a web of deceit.
Status:
Offline
|
|
Originally Posted by mduell
What compiler was used for Panorama and sakura? gcc, icc, or something else?
No idea.
In other news, Core 2 Quad-core has been tested.
|
|
|
| |
|
|
|
 |
|
 |
|
Dedicated MacNNer
Join Date: Jun 2006
Status:
Offline
|
|
Actually this is not Intels first processor with 64bit extensions either, it's just the first Mobile cpu. The first processors supporting the same extensions where P4's, and most of them (anything with EMT) supports the same extensions.
My first idea here was the compiler too. It could be that Intel will have the same problems under Leopard, but it could also be that there will be a performance boost.
|
|
|
| |
|
|
|
 |
|
 |
|
Moderator 
Join Date: May 2001
Location: Hilbert space
Status:
Offline
|
|
I know, but the first Pentium M-based cpu (I don't count Woodcrest separately, they are based on the same design).
|
|
I don't suffer from insanity, I enjoy every minute of it.
|
| |
|
|
|
 |
|
 |
|
Posting Junkie
Join Date: Oct 2005
Location: Houston, TX
Status:
Offline
|
|
|
|
|
|
| |
|
|
|
 |
|
 |
|
Mac Enthusiast
Join Date: Nov 2005
Location: New York City
Status:
Offline
|
|
Originally Posted by mduell
AWESOME! Thanks for the great news! Now I've got to start saving for Clovertowns...
|
|
|
| |
|
|
|
 |
 |
|
 |
|
|
|
|
|

|
|
 |
Forum Rules
|
 |
 |
|
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts
|
HTML code is Off
|
|
|
|
|
|
 |
 |
 |
 |
|
 |
|